PRODUCT SPECIFICATION

1.5” IPS TFT LCD MODULE
MODEL: YDP LCD I R 150

ROHS

< ◇> Preliminary Specification

< ◆> Finally Specification

CUSTOMER’S APPROVAL	
CUSTOMER :	
SIGNATURE:	DATE:

APPROVED BY	PM REVIEWED	PD REVIEWED	PREPARED BY
TFT X. B 20230310	TFT S. G. H 20230310	TFT 周福云 20230310	TFT L. Q 20230310

knitter-switch

Revision History

Revision	Date	Originator	Detail	Remarks
1.0	2023.03.10	LQ	Initial Release	

Table of Contents

1. General Description

The specification is a transmissive type color active matrix liquid crystal display (LCD) which uses amorphous thin film transistor (TFT) as switching devices. This product is composed of a TFT-LCD panel, driver IC and a backlight unit.

2. Module Parameter

Features	Details	Unit
Display Size(Diagonal)	1.5”	
LCD type	IPS TFT	
Display Mode	Transmissive/Normal black	
Resolution	360 RGB x 360	Pixels
View Direction	FULL VIEW	Best Image
Module Outline	39.34 (H) x 41.11 (V) x 1.56(T) (Note1)	mm
Active Area	36.94 (H) x 36.94 (V)	mm
Pixel Size	102.6(H) x 102.6 (V)	um
Pixel Arrangement	RGB Vertical Stripe	
Display Colors	262K	
Interface	QSPI/MCU/RGB/MIPI	
Driver IC	ST77916	-
With or without touch panel	Without	
Operating Temperature	**-20～70**	ºC
Storage Temperature	**-30～80**	ºC
Weight	TBD	g

Note 1: Exclusive hooks, posts, FFC/FPC tail etc.

3. Absolute Maximum Ratings

V_{SS}=0V, Ta=25ºC

Item	Symbol	Min.	Max.	Unit
Supply Voltage	VDD	-0.3	4.6	V
Storage temperature	T_{stg}	-30	+80	ºC
Operating temperature	T_{op}	-20	+70	ºC

Note 1: If Ta below 50ºC, the maximal humidity is 90%RH, if Ta over 50ºC, absolute humidity should be less than 60%RH.

Note 2: The response time will be extremely slow when the operating temperature is around -10℃, and the back ground will become darker at high temperature operating.

4. DC Characteristics

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	VDD	2.65	2.8	3.3	V
Logic Low input voltage	V_{IL}	GND	-	0.3*VDD	V
Logic High input voltage	V_{IH}	0.7*VDD	-	VDD	V
Logic Low output voltage	V_{OL}	GND	-	0.2*VDD	V
Logic High output voltage	V_{OH}	0.8*VDD	-	VDD	V
Current Consumption Normal white	I_{CC}	-	**TBD**	-	mA

5. Backlight Characteristic

5.1. Backlight Characteristics

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Forward Voltage	V_F	Ta=25 ºC, I_F=20mA/LED	**2.8**	**3.0**	**3.4**	V
Forward Current	I_F	Ta=25 ºC, V_F=3.0V/LED	**-**	**40**	**-**	mA
Power dissipation	Pd		-	120	-	mW
Uniformity	Avg		-	80	-	%
LED working life(25℃)	-		-	30,000	-	Hrs
Drive method	Constant current					
LED Configuration	2 White LEDs in parallel					

Note1：LED life time defined as follows: The final brightness is at 50% of original brightness.

The environmental conducted under ambient air flow, at Ta=25±2 ºC,60%RH±5%, I_F=20mA/LED.

5.2. Backlighting circuit



6. Optical Characteristics

6.1. Optical Characteristics

Ta=25ºC, VDD=2.8V

	Item		Symbol	Condition	Specification			Unit
					Min.	Typ.	Max.	
Backlight On (Transmissive Mode)	Luminance on TFT(I_f =20mA/LED)		Lv	Normally viewing angle θX = φY =0º	**240**	**300**	-	cd/m²
	Contrast ratio(See 6.3)		CR		900	1200	-	
	Response time (See 6.2)		TR+TF		-	30	35	ms
	Chromaticity Transmissive (See 6.5)	Red	XR		-	**TBD**	-	
			YR		-	**TBD**	-	
		Green	XG		-	**TBD**	-	
			YG		-	**TBD**	-	
		Blue	XB		-	**TBD**	-	
			YB		-	**TBD**	-	
		White	XW		-	**TBD**	-	
			YW		-	**TBD**	-	
	Viewing Angle (See 6.4)	Horizontal	θX+	Center CR≥10	**80**	**85**	-	Deg.
			θX-		**80**	**85**	-	
		Vertical	φY+		**80**	**85**	-	
			φY-		**80**	**85**	-	
	NTSC Ratio(Gamut)				65	70	-	%

6.2. Definition of Response Time

6.2.1. Normally Black Type (Negative)



Tr is the time it takes to change form non-selected stage with relative luminance 10% to selected state with relative luminance 90%;

Tf is the time it takes to change from selected state with relative luminance 90% to non-selected state with relative luminance 10%.

Note: Measuring machine: LCD-5100

6.2.2. Normally White Type (Positive)



Tr is the time it takes to change form non-selected stage with relative luminance 90% to selected state with relative luminance 10%;

Tf is the time it takes to change from selected state with relative luminance 10% to non-selected state with relative luminance 90%;

Note: Measuring machine: LCD-5100 or EQUI

6.3. Definition of Contrast Ratio

Contrast is measured perpendicular to display surface in reflective and transmissive mode.

The measurement condition is:

Measuring Equipment	Eldim or Equivalent
Measuring Point Diameter	3mm//1mm
Measuring Point Location	Active Area centre point
Test pattern	A: All Pixels white
	B: All Pixel black
Contrast setting	Maximum

Definitions: CR (Contrast) = Luminance of White Pixel / Luminance of Black Pixel

6.4. Definition of Viewing Angles



Measuring machine: LCD-5100 or EQUI

6.5. Definition of Color Appearance

R, G, B and W are defined by (x, y) on the IE chromaticity diagram

NTSC=area of RGB triangle/area of NTSC triangleX100%

Measuring picture: Red, Green, Blue and White (Measuring machine: BM-7)



6.6. Definition of Surface Luminance, Uniformity and Transmittance

Using the transmissive mode measurement approach, measure the white screen luminance of the display panel and backlight.

6.6.1. Surface Luminance: L_V = average (L_{P1}:L_{P9})

6.6.2. Uniformity = Minimal (L_{P1}:L_{P9}) / Maximal (L_{P1}:L_{P9}) * 100%

6.6.3. Transmittance = L_V on LCD / L_V on Backlight * 100%

Note: Measuring machine: BM-7



7. Block Diagram and Power Supply



8. Interface Pins Definition

No.	Symbol	Function	Remark
1	GND	Ground.	
2	VDD	Power Supply.	
3	DCX	-Display data/command selection pin in parallel interface. DCX='1': display data or parameter. DCX='0': command data. -Display data/command selection pin in 4-line serial interface. (A0) DCX='1': display data or parameter. DCX='0': command data. -If not used, please fix this pin at VDD or GND.	
4	WRX	-Write enable in MCU parallel interface. - Dot clock signal in RGB interface. (DOTCLK) -If not used, please fix this pin at VDD or GND.	
5	RDXP	-Read enable in MCU parallel interface. - Clock in SPI interface. (SCL) -If not used, please fix this pin at VDD or GND.	
6	CSX	-Chip select pin. -Low enable. -High disable	
7	D0P	-D[7:0]P are used as MCU parallel interface data bus. 8-bit parallel I/F: D[7:0]P are used. -D[7:0]P are used as SPI interface data bus. 8-bit serial I/F: D0P is used. (SDA) 9-bit serial I/F: D0P is used. (SDA) 2 data lane serial I/F: D[1:0]P are used. (SDA1、SDA2) -D[7:0]P are used as QSPI interface data bus. Single: D0P is used. (SDA0) Dual: D[1:0]P are used. (SDA0、SDA1) Quad: D[3:0]P are used. (SDA0、SDA1、SDA2、SDA3) - D[7:0]P are used as RGB interface data bus. 6-bit RGB I/F: D[7:2]P are used. D1P is used. (DE) -If not used, please fix this pin at VDD or GND.	
8	D1P		
9	D2P		
10	D3P		
11	D4P		
12	D5P		
13	D6P		
14	D7P		
15	RGB	-This signal will reset the device and it must be applied to properly initialize the chip. -Signal is active low.	
16	CABCPWMP	-PWM output signal to driving LED. -If not used, please let this pin open.	

<table>
<tr><td>17</td><td>TEP</td><td>-Tearing effect signal is used to synchronize MCU to frame memory writing.
-If not used, please let this pin open.</td><td></td></tr>
<tr><td>18</td><td>HS</td><td>-Horizontal (Line) synchronizing input signal in RGB interface .
-If not used, please fix to the VDDI or GND.</td><td></td></tr>
<tr><td>19</td><td>VS</td><td>-Vertical (Frame) synchronizing input signal in RGB interface.
-If not used, please fix to the VDDI or GND.</td><td></td></tr>
<tr><td>20</td><td>VPP</td><td>- Power Supply for Internal NVM.
- When programming NVM, It needs external power supply voltage (7. 5V).
- The current of Ivpp must be more than 10mA.
- If not used, Leaves these pins open.</td><td></td></tr>
<tr><td>21</td><td>AUTO_DL_ENP</td><td>-OTP trim function control pin.
-When normal display, this pin should be set to“H" and the value in the OTP will be downloaded automatically.
<table>
<tr><th>AUTO_DL_ENP</th><th>Function Description</th></tr>
<tr><td>L</td><td>Disable auto-refresh function</td></tr>
<tr><td>H</td><td>Enable auto-refresh function(Default)</td></tr>
</table></td><td></td></tr>
<tr><td>22</td><td>IM2</td><td rowspan="3"><table>
<tr><th>IM2</th><th>IM1</th><th>IM0</th><th>MPU Interface Mode</th><th>Data pin</th></tr>
<tr><td>0</td><td>0</td><td>0</td><td>3-line 9bit serial I/F</td><td>SDA: in/out</td></tr>
<tr><td>0</td><td>0</td><td>1</td><td>MIPI_3-line 9bit serial I/F</td><td>SDA: in/out
DP/DN</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>2 data lane serial I/F</td><td>SDA1: in/out
SDA2: in</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>QSPI I/F</td><td>SDA[3:0]: in/out</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>RGB_3-line 9bit serial I/F</td><td>SDA: in/out
DB[5:0]: out</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>RGB_4-line 8bit serial I/F</td><td>SDA: in/out
DB[5:0]: out</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>4-line 8bit serial I/F</td><td>SDA: in/out</td></tr>
<tr><td>1</td><td>1</td><td>1</td><td>80-8bit parallel I/F</td><td>DB[7:0]</td></tr>
</table></td><td></td></tr>
<tr><td>23</td><td>IM1</td><td></td></tr>
<tr><td>24</td><td>IM0</td><td></td></tr>
<tr><td>25</td><td>PSWAP</td><td>-Differential clock polarity swap in MIPI-DSI interface.
<table>
<tr><th rowspan="2">PSWAP</th><th rowspan="2">IM2</th><th rowspan="2">IM1</th><th rowspan="2">IM0</th><th colspan="4">MIPI I/F</th></tr>
<tr><th>HSCP</th><th>HSCN</th><th>HSDP</th><th>HSDN</th></tr>
<tr><td>0</td><td rowspan="2">1</td><td rowspan="2">1</td><td rowspan="2">0</td><td>HSCP</td><td>HSCN</td><td>HSDP</td><td>HSDN</td></tr>
<tr><td>1</td><td>HSCN</td><td>HSCP</td><td>HSDN</td><td>HSDP</td></tr>
</table></td><td></td></tr>
</table>

26	RDYP	-Compressed processing busy flag is used to notice Host that compressed processing has completed. -If not used, please let this pin open.	
27	GND	Ground.	
28	DN	-MIPI-DSI data lane negative-end input pin. -If not used, please fix this pin at GND.	
29	DP	-MIPI-DSI data lane positive-end input pin. -If not used, please fix this pin at GND.	
30	GND	Ground.	
31	CN	-MIPI-DSI clock lane negative-end input pin. -If not used, please fix this pin at GND.	
32	CP	-MIPI-DSI clock lane positive-end input pin. -If not used, please fix this pin at GND.	
33	GND	Ground.	
34	A	LED Anode.	
35	K	LED Cathode.	

9. AC Characteristics

9.1. 8080 Series MCU Parallel Interface Characteristics: 8-bit Bus



Parallel Interface Timing Characteristics (8080-Series MCU Interface)

VDD=2.65 to 3.3V, GND= RGND=0V, Ta=25°C

Signal	Symbol	Parameter	Min	Max	Unit	Description
D/CX	T_{AST}	Address setup time	0		ns	-
	T_{AHT}	Address hold time (Write/Read)	10		ns	
CSX	T_{CHW}	Chip select "H" pulse width	0		ns	-
	T_{CS}	Chip select setup time (Write)	15		ns	
	T_{RCS}	Chip select setup time (Read ID)	45		ns	
	T_{RCSFM}	Chip select setup time (Read FM)	355		ns	
	T_{CSF}	Chip select wait time (Write/Read)	10		ns	
	T_{CSH}	Chip select hold time	10		ns	
WRX	T_{WC}	Write cycle	30		ns	
	T_{WRH}	Control pulse "H" duration	15		ns	
	T_{WRL}	Control pulse "L" duration	15		ns	
RDX (ID)	T_{RC}	Read cycle (ID)	160		ns	When read ID data
	T_{RDH}	Control pulse "H" duration (ID)	90		ns	
	T_{RDL}	Control pulse "L" duration (ID)	45		ns	
RDX (FM)	T_{RCFM}	Read cycle (FM)	450		ns	When read from frame memory
	T_{RDHFM}	Control pulse "H" duration (FM)	90		ns	
	T_{RDLFM}	Control pulse "L" duration (FM)	355		ns	
D[7:0]	T_{DST}	Data setup time	10		ns	For CL=30pF
	T_{DHT}	Data hold time	10		ns	
	T_{RAT}	Read access time (ID)		40	ns	
	T_{RATFM}	Read access time (FM)		340	ns	
	T_{ODH}	Output disable time	20	80	ns	

8080 Parallel Interface Characteristics

9.2. Serial Interface Characteristics (3-line serial)



3-line serial Interface Timing Characteristics

VDD=2.65 to 3.3V, GND= RGND=0V, Ta=25°C

Signal	Symbol	Parameter	Min	Max	Unit	Description
CSX	T_{CSS}	Chip select setup time (write)	15		ns	
	T_{CSH}	Chip select hold time (write)	15		ns	
	T_{CSS}	Chip select setup time (read)	60		ns	
	T_{SCC}	Chip select hold time (read)	65		ns	
	T_{CHW}	Chip select “H” pulse width	40		ns	
SCL	T_{SCYCW}	Serial clock cycle (Write)	16		ns	
	T_{SHW}	SCL “H” pulse width (Write)	7		ns	
	T_{SLW}	SCL “L” pulse width (Write)	7		ns	
	T_{SCYCR}	Serial clock cycle (Read)	150		ns	
	T_{SHR}	SCL “H” pulse width (Read)	60		ns	
	T_{SLR}	SCL “L” pulse width (Read)	60		ns	
SDA (DIN)	T_{SDS}	Data setup time	7		ns	
	T_{SDH}	Data hold time	7		ns	
DOUT	T_{ACC}	Access time	10	50	ns	For maximum CL=30pF
	T_{OH}	Output disable time	15	50	ns	For minimum CL=8pF

3-line serial Interface Characteristics

9.3. Serial Interface Characteristics (4-line serial)



4-line serial Interface Timing Characteristics

VDD=2.65 to 3.3V, GND= RGND=0V, Ta=25°C

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
CSX	T_{CSS}	Chip select setup time (write)	15		ns	
	T_{CSH}	Chip select hold time (write)	15		ns	
	T_{CSS}	Chip select setup time (read)	60		ns	
	T_{SCC}	Chip select hold time (read)	65		ns	
	T_{CHW}	Chip select “H” pulse width	40		ns	
SCL	T_{SCYCW}	Serial clock cycle (Write)	16		ns	-write command & data ram
	T_{SHW}	SCL “H” pulse width (Write)	7		ns	
	T_{SLW}	SCL “L” pulse width (Write)	7		ns	
	T_{SCYCR}	Serial clock cycle (Read)	150		ns	-read command & data ram
	T_{SHR}	SCL “H” pulse width (Read)	60		ns	
	T_{SLR}	SCL “L” pulse width (Read)	60		ns	
D/CX	T_{DCS}	D/CX setup time	10		ns	
	T_{DCH}	D/CX hold time	10		ns	
SDA (DIN)	T_{SDS}	Data setup time	7		ns	
	T_{SDH}	Data hold time	7		ns	
DOUT	T_{ACC}	Access time	10	50	ns	For maximum CL=30pF
	T_{OH}	Output disable time	15	50	ns	For minimum CL=8pF

9.4. RGB Interface Characteristics



VDD=2.65 to 3.3V, GND= RGND=0V, Ta=25°C

Signal	Symbol	Parameter	MIN	MAX	Unit	Description
HSYNC, VSYNC	T_{SYNCS}	VSYNC, HSYNC Setup Time	25	-	ns	
ENABLE	T_{ENS}	Enable Setup Time	25	-	ns	
	T_{ENH}	Enable Hold Time	25	-	ns	
DOTCLK	PWDH	DOTCLK High-level Pulse Width	25	-	ns	
	PWDL	DOTCLK Low-level Pulse Width	25	-	ns	
	T_{CYCD}	DOTCLK Cycle Time	55	-	ns	
	Trghr, Trghf	DOTCLK Rise/Fall time	-	10	ns	
DB	T_{PDS}	PD Data Setup Time	25	-	ns	
	T_{PDH}	PD Data Hold Time	25	-	ns	

6 Bits RGB Interface Timing Characteristics

9.5. QSPI Interface Characteristics



QSPI Interface Timing Characteristics

VDD=2.65 to 3.3V, GND= RGND=0V, Ta=25°C

Signal	Symbol	Parameter	Min	Max	Unit	Description
CSX	T_{CSS}	Chip select setup time (write)	19		ns	
	T_{CSH}	Chip select hold time (write)	19		ns	
	T_{CSS}	Chip select setup time (read)	60		ns	
	T_{SCC}	Chip select hold time (read)	65		ns	
	T_{CHW}	Chip select “H” pulse width	40		ns	
			200		ns	*Note1*
SCL	T_{SCYCW}	Serial clock cycle (Write)	16		ns	
	T_{SHW}	SCL “H” pulse width (Write)	7		ns	
	T_{SLW}	SCL “L” pulse width (Write)	7		ns	
	T_{SCYCR}	Serial clock cycle (Read)	150		ns	
	T_{SHR}	SCL “H” pulse width (Read)	60		ns	
	T_{SLR}	SCL “L” pulse width (Read)	60		ns	
SDA (DIN)	T_{SDS}	Data setup time	7		ns	
	T_{SDH}	Data hold time	7		ns	
DOUT	T_{ACC}	Access time	10	50	ns	For maximum CL=30pF
	T_{OH}	Output disable time	TBD	TBD	ns	For minimum CL=8pF

QSPI Interface Characteristics

9.6. MIPI Interface Characteristics

High Speed Mode - Clock Channel Timing



Signal	Symbol	Parameter	MIN	MAX	Unit	Description
DSI-DATA_P/N	2xUI INST	Double UI instantaneous	8	25	ns	
DSI-DATA_P/N	UI INSTA ,UI INSTB	UI instantaneous Half	4	12.5	ns	

High Speed Data Transmission



Parameter	Symbol	MIN	TYP	MAX	Unit
Time to drive LP-00 to prepare for HS transmission	$T_{HS-PREPARE}$	40+4UI		85+6UI	ns
Time from start of t HS-TRAIL or t CLK-TRAIL period to start of LP-11 state	T_{EOT}			105+12UI	ns
Time to enable data receiver line termination measured from when Dn crosses VILMAX	$T_{HS-TERM-EN}$			35+4UI	ns
Time to drive flipped differential state after last payload data bit of a HS transmission	$T_{HS-TRAIL}$	60+4UI			ns
Time-out at RX to ignore transition period of EoT	$T_{HS-SKIP}$	40		55+4UI	ns
Time to drive LP-11 after HS burst	$T_{HS-EXIT}$	100			ns
Length of any Low-Power state period	T_{LPX}	50			ns
Sync sequence period	$T_{HS-SYNC}$		8UI		ns
Minimum lead HS-0 drive period before the Sync sequence	$T_{HS-ZERO}$	105+6UI			ns

Switching the Clock Lane between Clock Transmission and Low-Power Mode



Parameter	Symbol	MIN	TYP	MAX	Unit
Time that the transmitter shall continue sending HS clock after the last associated Data Lane has transitioned to LP mode	$T_{CLK-POST}$	60+52UI			ns
Detection time that the clock has stopped toggling	$T_{CLK-MISS}$			60	ns
Time to drive LP-00 to prepare for HS clock transmission	$T_{CLK-PREPARE}$	38		95	ns
Minimum lead HS-0 drive period before starting Clock	$T_{CLK-PREPARE}$ +$T_{CLK-ZERO}$	300			ns
Time to enable Clock Lane receiver line termination measured from when Dn cross VIL,MAX	$T_{HS-TERM-EN}$			38	ns
Minimum time that the HS clock must be set prior to any associated date lane beginning the transmission from LP to HS mode	$T_{CLK-PRE}$	8			UI
Time to drive HS differential state after last payload clock bit of a HS transmission burst	$T_{CLK-TRAIL}$	60			ns

Bus Turnaround Procedure



Parameter	Symbol	MIN	TYP	MAX	Unit
Length of any Low-Power state period : Master side	T_{LPX}	50		75	ns
Length of any Low-Power state period : Slave side	T_{LPX}	47.5	50	52.5	ns
Ratio of T_{LPX} (MASTER)/ T_{LPX} (SLAVE) between Master and Slave side	Ratio T_{LPX}	2/3		3/2	
Time-out before new TX side start driving	$T_{TA-SURE}$	T_{LPX}		2 T_{LPX}	ns
Time to drive LP-00 by new TX	T_{TA-GET}		5 T_{LPX}		ns
Time to drive LP-00 after Turnaround Request	T_{TA-GO}		4 T_{LPX}		ns

9.7. NVM Programming Flow



9.8. Reset Timing



VDD=2.65 to 3.3V, GND= RGND=0V, Ta=25°C

Related Pins	Symbol	Parameter	MIN	MAX	Unit
RESX	TRW	Reset pulse duration	10	-	us
	TRT	Reset cancel	-	5 (Note 1, 5)	ms
			-	120 (Note 1, 6, 7)	ms

Notes:

1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.

2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In –mode.) and then return to Default condition for Hardware Reset.

4. Spike Rejection also applies during a valid reset pulse as shown below:



5. When Reset applied during Sleep In Mode.

6. When Reset applied during Sleep Out Mode.

7. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

10. Quality Assurance

10.1. Purpose

This standard for Quality Assurance assures the quality of LCD module products supplied to customer.

10.2. Standard for Quality Test

10.2.1. Sampling Plan:

GB2828.1-2012

Single sampling, general inspection level II

10.2.2. Sampling Criteria:

Visual inspection: AQL 1.5

Electrical functional: AQL 0.65.

10.2.3. Reliability Test:

Detailed requirement refer to Reliability Test Specification.

10.3. Nonconforming Analysis & Disposition

10.3.1. Nonconforming analysis:

10.3.1.1. Customer should provide overall information of non-conforming sample for their complaints.

10.3.1.2. After receipt of detailed information from customer, the analysis of nonconforming parts usually should be finished in one week.

10.3.1.3. If cannot finish the analysis on time, customer will be notified with the progress status.

10.3.2. Disposition of nonconforming:

10.3.2.1. Non-conforming product over PPM level will be replaced.

10.3.2.2. The cause of non-conformance will be analyzed. Corrective action will be discussed and implemented.

10.4. Agreement Items

Shall negotiate with customer if the following situation occurs:

10.4.1. There is any discrepancy in standard of quality assurance.

10.4.2. Additional requirement to be added in product specification.

10.4.3. Any other special problem.

10.5. Standard of the Product Visual Inspection

10.5.1. Appearance inspection:

10.5.1.1. The inspection must be under illumination about 1000 – 1500 lx, and the distance of view must be at 30cm ± 2cm.

10.5.1.2. The viewing angle should be 45° from the vertical line without reflection light or follows customer's viewing angle specifications.

10.5.1.3. Definition of area: A Zone: Active Area, B Zone: Viewing Area,





10.5.2. Basic principle:

10.5.2.1. A set of sample to indicate the limit of acceptable quality level must be discussed by both us and customer when there is any dispute happened.

10.5.2.2. New item must be added on time when it is necessary.

10.6. Inspection Specification

<table>
<tr><th>No.</th><th>Item</th><th>Criteria (Unit: mm)</th></tr>
<tr><td>01</td><td>Black / White spot
Foreign material
(Round type)
Pinholes
Stain
Particles inside cell.
(Minor defect)</td><td>


<table>
<tr><th>Area / Size</th><th>Acc. Qty</th></tr>
<tr><td>φ≤0.10</td><td>Ignore</td></tr>
<tr><td>0.10<φ≤0.15</td><td>2</td></tr>
<tr><td>0.15<φ≤0.25</td><td>1</td></tr>
<tr><td>0.25<φ</td><td>0</td></tr>
<tr><td>Total</td><td>2 no include φ≤ 0.10</td></tr>
</table>
φ= (a + b) /2
Distance between 2 defects should more than 3mm apart.
</td></tr>
<tr><td>02</td><td>Electrical Defect
(Minor defect)</td><td>
<table>
<tr><th></th><th>Display Area</th><th>Total</th><th rowspan="4">Note1</th></tr>
<tr><td>Bright dot</td><td>0</td><td>0</td></tr>
<tr><td>Dark dot</td><td>N≤2</td><td>N≤2</td></tr>
<tr><td>Total dot</td><td>N≤2</td><td>N≤2</td></tr>
<tr><td>Mura</td><td colspan="2">Not visible through 5% ND filters.</td><td>Note2</td></tr>
</table>
Remark:
1. Bright dot caused by scratch and foreign object accords to item 1.
</td></tr>
</table>

03	Black and White line Scratch Foreign material (Line type) (Minor defect)	 Distance between 2 defects should more than 3mm apart. Scratches not viewable through the back of the display are acceptable.
04	Glass Crack (Minor defect)	 Crack is potential to enlarge, any type is not allowed.

Length	Width	Acc. Qty
/	W ≦ 0.03	Ignore
L ≦ 2.5	0.03 ＜ W ≦ 0.05	3
L ≦ 2.5	0.05 ＜ W ≦ 0.10	2
/	0.1 ＜ W	0
Total		3

05	Glass Chipping Pad Area: (Minor defect) 	

Length and Width	Acc. Qty
c > 3.0, b< 1.0	1
c< 3.0, b< 1.0	3
a<Glass Thickness	

<table>
<tr>
<td>06</td>
<td>Glass Chipping Rear of Pad Area:
(Minor defect)
 
</td>
<td><table>
<tr><th>Length and Width</th><th>Acc. Qty</th></tr>
<tr><td>c > 3.0, b< 1.0</td><td>1</td></tr>
<tr><td>c< 3.0, b< 1.0</td><td>2</td></tr>
<tr><td>c< 3.0, b< 0.5</td><td>4</td></tr>
<tr><td colspan="2">a<Glass Thickness</td></tr>
</table></td>
</tr>
<tr>
<td>07</td>
<td>Glass Chipping Except Pad Area:
(Minor defect)
 
</td>
<td><table>
<tr><th>Length and Width</th><th>Acc. Qty</th></tr>
<tr><td>c > 3.0, b< 1.0</td><td>1</td></tr>
<tr><td>c< 3.0, b< 1.0</td><td>2</td></tr>
<tr><td>c< 3.0, b< 0.5</td><td>4</td></tr>
<tr><td colspan="2">a<Glass Thickness</td></tr>
</table></td>
</tr>
<tr>
<td>08</td>
<td>Glass Corner Chipping:
(Minor defect)
 
</td>
<td><table>
<tr><th>Length and Width</th><th>Acc. Qty</th></tr>
<tr><td>c < 3.0, b< 3.0</td><td>Ignore</td></tr>
<tr><td colspan="2">a<Glass Thickness</td></tr>
</table></td>
</tr>
<tr>
<td>09</td>
<td>Glass Burr:
(Minor defect)
 

 

  </td>
<td><table>
<tr><th>Length</th><th>Acc. Qty</th></tr>
<tr><td>F < 1.0</td><td>Ignore</td></tr>
</table>
Glass burr don’t affect assemble and module dimension.</td>
</tr>
</table>

<table>
<tr><td>10</td><td>FPC Defect:
(Minor defect)
  </td><td>10.1 Dent, pinhole width a<w/3.
(w: circuitry width.)
10.2 Open circuit is unacceptable.
10.3 No oxidation, contamination and distortion.</td></tr>
<tr><td>11</td><td>Bubble on Polarizer
(Minor defect)</td><td><table><tr><th>Diameter</th><th>Acc. Qty</th></tr><tr><td>φ≤0.20</td><td>Ignore</td></tr><tr><td>0.20 <φ≤0.30</td><td>4</td></tr><tr><td>0.30 <φ≤0.50</td><td>1</td></tr><tr><td>0.50 < φ</td><td>None</td></tr></table></td></tr>
<tr><td>12</td><td>Dent on Polarizer
(Minor defect)</td><td><table><tr><th>Diameter</th><th>Acc. Qty</th></tr><tr><td>φ≤0.20</td><td>Ignore</td></tr><tr><td>0.20 <φ≤0.30</td><td>4</td></tr><tr><td>0.30 <φ≤0.50</td><td>1</td></tr><tr><td>0.50 < φ</td><td>None</td></tr></table></td></tr>
<tr><td>13</td><td>Bezel</td><td>13.1 No rust, distortion on the Bezel.
13.2 No visible fingerprints, stains or other contamination.</td></tr>
<tr><td>14</td><td>PCB</td><td>14.1 No distortion or contamination on PCB terminals.
14.2 All components on PCB must same as documented on the BOM/component layout.
14.3 Follow IPC-A-600F.</td></tr>
<tr><td>16</td><td>Soldering</td><td>Follow IPC-A-610C standard</td></tr>
<tr><td>16</td><td>Electrical Defect
(Major defect)</td><td>The below defects must be rejected.
16.1 Missing vertical / horizontal segment,
16.2 Abnormal Display.
16.3 No function or no display.
16.4 Current exceeds product specifications.
16.5 LCD viewing angle defect.
16.6 No Backlight.
16.7 Dark Backlight.
16.8 Touch Panel no function.</td></tr>
</table>

Remark: LCD Panel Broken shall be rejected. Defect out of LCD viewing area is acceptable.

10.7. Classification of Defects

10.7.1. Visual defects (Except no / wrong label) are treated as minor defect and electrical defect is major.

10.7.2. Two minor defects are equal to one major in lot sampling inspection.

10.8. Identification/marking criteria

Any unit with illegible / wrong /double or no marking/ label shall be rejected.

10.9. Packing

10.9.1. There should be no damage of the outside carton box, each packaging box should have one identical label.

10.9.2. Modules inside package box should have compliant mark.

10.9.3. All direct package materials shall offer ESD protection.

Note1: Bright dot is defined as the defective area of the dot is larger than 50% of one sub-pixel area.





Bright dot: The bright dot size defect at black display pattern. It can be recognized by 2% transparency of filter when the distance between eyes and panel is 350mm±50mm.

Dark dot: Cyan, Magenta or Yellow dot size defect at white display pattern. It can be recognized by 5% transparency of filter when the distance between eyes and panel is 350mm±50mm.

Note2: Mura on display which appears darker / brighter against background brightness on parts of display area.

11. Reliability Specification

No	Item	Condition	Quantity	Criteria
1	High Temperature Operating	**70℃, 96Hrs**	2	GB/T2423.2 -2008
2	Low Temperature Operating	**-20℃, 96Hrs**	2	GB/T2423.1 -2008
3	High Humidity Storage	**50℃, 90%RH, 96Hrs**	2	GB/T2423.3 -2016
4	High Temperature Storage	**80℃, 96Hrs**	2	GB/T2423.2 -2008
5	Low Temperature Storage	**-30℃, 96Hrs**	2	GB/T2423.1 -2008
6	Thermal Cycling Test Storage	**-20℃, 60min~70℃, 60min, 20 cycles.**	2	GB/T2423.22 -2012
7	Packing vibration	Frequency range:10Hz~50Hz Acceleration of gravity:5G X, Y, Z 30 min for each direction.	-	GB/T5170.14 -2009
8	Electrical Static Discharge	Air:±4KV 150pF/330Ω 5 times Contact:±2KV 150pF/330Ω 5 times	2	GB/T17626.2 -2018
9	Drop Test (Packaged)	Height:80 cm,1 corner, 3 edges, 6 surfaces.	-	GB/T2423.8 -1995

Note1. No defection cosmetic and operational function allowable.

Note2. Total current Consumption should be below double of initial value

12. Precautions and Warranty

12.1. Safety

12.1.1. The liquid crystal in the LCD is poisonous. Do not put it in your mouth. If the liquid crystal touches your skin or clothes, wash it off immediately using soap and water.

12.1.2. Since the liquid crystal cells are made of glass, do not apply strong impact on them. Handle with care.

12.2. Handling

12.2.1. Reverse and use within ratings in order to keep performance and prevent damage.

12.2.2. Do not wipe the polarizer with dry cloth, as it might cause scratch. If the surface of the LCD needs to be cleaned, wipe it swiftly with cotton or other soft cloth soaked with petroleum IPA, do not use other chemicals.

12.3. Storage

12.3.1. Do not store the LCD module beyond the specified temperature ranges.

12.3.2. Strong light exposure causes degradation of polarizer and color filter.

12.4. Metal Pin (Apply to Products with Metal Pins)

12.4.1. Pins of LCD and Backlight

12.4.1.1. Solder tip can touch and press on the tip of Pin LEAD during the soldering

12.4.1.2. Recommended Soldering Conditions

Solder Type: Sn96.3~94-Ag3.3~4.3-Cu0.4~1.1

Maximum Solder Temperature: 370℃

Maximum Solder Time: 3s at the maximum temperature

Recommended Soldering Temp: 350±20℃

Typical Soldering Time: ≤3s

12.4.1.3. Solder Wetting



Recommended



Not Recommended

12.4.2. Pins of EL

12.4.2.1. Solder tip can touch and press on the tip of EL leads during soldering.

12.4.2.2. No Solder Paste on the soldering pad on the motherboard is recommended.

12.4.2.3. Recommended Soldering Conditions

Solder type: Nippon Alimit Leadfree SR-34, size 0.5mm

Recommended Solder Temperature: 270～290℃

Typical Soldering Time: ≤2s

Minimum solder distance from EL lamp (body):2.0mm

12.4.2.4. No horizontal press on the EL leads during soldering.

12.4.2.5. 180° bend EL leads three times is not allowed.

12.4.2.6. Solder Wetting



Recommended



Not Recommended

12.4.2.7. The type of the solder iron:



Recommended



Not Recommended

12.4.2.8. Solder Pad



12.5. Operation

12.5.1. Do not drive LCD with DC voltage

12.5.2. Response time will increase below lower temperature

12.5.3. Display may change color with different temperature

12.5.4. Mechanical disturbance during operation, such as pressing on the display area, may cause the segments to appear “fractured”.

12.5.5. Do not connect or disconnect the LCM to or from the system when power is on.

12.5.6. Never use the LCM under abnormal condition of high temperature and high humidity.

12.5.7. Module has high frequency circuits. Sufficient suppression to the electromagnetic interface shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interference.

12.5.8. Do not display the fixed pattern for long time（we suggest the time not longer than one hour）because it will develop image sticking due to the TFT structure.

12.6. Static Electricity

12.6.1. CMOS LSIs are equipped in this unit, so care must be taken to avoid the electro-static charge, by ground human body, etc.

12.6.2. The normal static prevention measures should be observed for work clothes and benches.

12.6.3. The module should be kept into anti-static bags or other containers resistant to static for storage.

12.7. Limited Warranty

12.7.1. Our warranty liability is limited to repair and/or replacement. We will not be responsible for any consequential loss.

12.7.2. If possible, we suggest customer to use up all modules in six months. If the module storage time over twelve months, we suggest that recheck it before the module be used.

12.7.3. After the product shipped, any product quality issues must be feedback within three months, otherwise, we will not be responsible for the subsequent or consequential events.

13. Packaging

TBD

14. Outline Drawing