PRODUCT SPECIFICATION

1.77" OLED Display Module MODEL: YDP OLED R 177 002



- < <>> Preliminary Specification
- < <> Finally Specification

| CUSTOMER'S APPROVAL | | | | | | | |
|---------------------|--|--|--|--|--|--|--|
| CUSTOMER : | | | | | | | |
| SIGNATURE: DATE: | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |

| APPROVED | PM | PD | PREPARED |
|----------|----------------------------|----------|-------------------------|
| BY | REVIEWED | REVIEWED | BY |
| - | TFT W. S. L 20250226 | - | TFT L. L 20250226 |

knitter-switch

Revision History

| Revision | Date | Originator | Detail | Remarks |
|----------|------------|------------|---------------------------|---------|
| 1.0 | 2024.04.26 | LL | Initial Release | |
| 1.1 | 2025.02.26 | LL | Modify Outline Drawing(A) | P18 |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

Table of Contents

| No. Item | Page |
|---|------|
| 1. Module Parameter | 4 |
| 2. Absolute Maximum Ratings | 4 |
| 3. Interface Pins Definition | 4 |
| 4. Optics & Electrical Characteristics | 7 |
| 4.1. Optics Characteristics | 7 |
| 4.2. DC Characteristics | 7 |
| 4.3. INTERFACE TIMING CHART | 8 |
| 5. Outgoing Quality Control Specifications | 10 |
| 5.1. Environment Required | 10 |
| 5.2. Sampling Plan | |
| 5.3. Criteria & Acceptable Quality Level | 10 |
| 6. Reliability Specification | 14 |
| 6.1. Contents of Reliability Tests | 14 |
| 6.2. Failure Check Standard | |
| 7. Precautions When Using These OLED Display Modules | 15 |
| 7.1. Handling Precautions | 15 |
| 7.2. Storage Precautions | 16 |
| 7.3. Designing Precautions | |
| 7.4. Precautions when disposing of the OLED display modules | |
| 7.5. Other Precautions | |
| 7.6. Warranty | 17 |
| 8. Outline Drawing | |

1. Module Parameter

| Features | Details | Unit |
|-----------------------------|---|--------|
| Display Size(Diagonal) | 1.77" | |
| Resolution | 160 x 128 | Pixels |
| Module Outline | 42.7 (H) x 33.4 (V) x 2.01 (T) (Note1) | mm |
| Active Area | 35.015(H) x 28.012(V) | mm |
| Pixel Size | 219 (H) x 219 (V) | um |
| Interface | 8/9/16/18-bit 6800-series Parallel Interface 8/9/16/18-bit 8080-series Parallel Interface Serial Peripheral Interface | |
| Color | 262K/65K | |
| With or without touch panel | Without | |
| Driver IC | SSD1353U7 | - |
| Weight | TBD | g |

Note 1: Exclusive hooks, posts, FFC/FPC tail etc.

2. Absolute Maximum Ratings

| Parameter | Symbol | Min | Мах | Unit | Notes |
|----------------------------|------------------|--------|-----|------|----------|
| Supply Voltage for Display | VCC | 10 | 21 | V | 1,2 |
| Supply Voltage | VCI | -0.5 | 3.5 | V | 1,2 |
| Operating Temperature | T _{OP} | -40 | 70 | °C | 3 |
| Storage Temperature | T _{STG} | -40 | 85 | °C | 3 |
| Life Time (80 cd/m²) | | 12,000 | - | hour | Note (1) |
| Life Time (60 cd/m²) | | 16,000 | - | hour | Note (2) |

Note:

(A) Under Vcc = 17V, Ta = 25°C, 50% RH.

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 80 cd/m² :

- Master contrast setting : 0x0f

- Frame rate : 85Hz

- Duty setting : 1/128

(2) Setting of 60 cd/m² :

- Master contrast setting : 0x0b
- Frame rate : 85Hz
- Duty setting : 1/128

3. Interface Pins Definition

| No. | Symbol | Function |
|-----|--------|---|
| 1 | VCC | Power supply for panel driving voltage |
| 2 | УСОМН | COM signal deselected voltage level |
| | | A capacitor should be connected between this pin an VSS |
| 3 | VLSS | Analog system ground pin |
| 4 | VSS | Ground |
| 5 | VBREF | Connect to ground with a capacitor |
| 6 | VSL | This is segment voltage reference pin |
| 7 | VCI | Low voltage power supply |
| 8 | VPP | Connect to VDD |
| 9 | VDD | Power supply input for logic |
| | | Power supply for interface logic level |
| 10 | VDDIO | It should be match with the MCU interface voltage level |
| | | VDDIO must always be equal or lower than VCI |
| | | Internal VDD regulator selection pin |
| 11 | REGVDD | When this pin is pulled high, internal VDD regulator is enabled |
| | | When this pin is pulled low,external VDD regulator is used |
| 12 | BS0 | |
| 13 | BS1 | Interface selection pins |
| 14 | BS2 | |
| 15 | BS3 | |
| 16 | FR | It should be kept NC |
| 17 | CSB | This pad is the chip select input. Low active |
| 18 | RESB | This is a reset signal input. Low active |
| 19 | DC | D/C="H": Data, D/C="L": Command |
| 20 | RW | When connected to 8080-series MPU. WR pin. When RW ="L": Write signal input. When connected to 6800-series MPU. When RW ="H": Read. When RW ="L": Write. |
| 21 | E | When connected to 8080-series MPU. RD pin. When E ="L": Read signal input. When connected to 6800-series MPU. Enable clock input of the 6800 series MPU |

| 22 | D0 | |
|----|-------|--|
| 23 | D1 | |
| 24 | D2 | |
| 25 | D3 | |
| 26 | D4 | |
| 27 | D5 | |
| 28 | D6 | |
| 29 | D7 | |
| 30 | D8 | |
| 31 | D9 | 18 bit / 16bit / 9bit / 8 bit Data bus I/O |
| 32 | D10 | |
| 33 | D11 | |
| 34 | D12 | |
| 35 | D13 | |
| 36 | D14 | |
| 37 | D15 | |
| 38 | D16 | |
| 39 | D17 | |
| 40 | IREF | A resistor should be connected between this pin and VSS |
| 41 | VSS | Ground |
| 42 | VLSS | Analog system ground pin |
| 43 | VCOMH | A capacitor should be connected between this pin and VSS |
| 44 | VCC | Power supply for panel driving voltage |
| 45 | NC | No connection |

4. Optics & Electrical Characteristics

4.1. Optics Characteristics

| Characteristics | Symbol | Conditions | Min | Тур | Max | Unit |
|--------------------|--------|-------------|----------|------|------|--------|
| Pixel Luminance | Lbr | | 60 | 80 | - | cd/m2 |
| Standby Luminance | Lbr | | - | 20 | - | cd/m2 |
| | (x) | | 0.27 | 0.31 | 0.35 | |
| C.I.E. (Writte) | (y) | | 0.29 | 0.33 | 0.37 | |
| | (x) | C.I.E. 1931 | 0.62 | 0.66 | 0.70 | |
| C.I.E. (Red) | (y) | | 0.29 | 0.33 | 0.37 | |
| | (x) | | 0.26 | 0.30 | 0.34 | |
| C.I.E. (Green) | (y) | | 0.59 | 0.63 | 0.67 | |
| | (x) | | 0.10 | 0.14 | 0.18 | |
| C.I.E. (Blue) | (y) | | 0.14 | 0.18 | 0.22 | |
| Dark Room Contrast | CR | | 10.000:1 | - | - | |
| Viewing Angle | | | 160 | - | - | degree |
| Response Time | | | - | 10 | - | μs |

4.2. DC Characteristics

| Characteristics | Symbol | Min | Тур | Мах | Unit |
|---------------------------|--------|-----------|-----|-----------|------|
| Analog power supply | VCC | 16.5 | 17 | 17.5 | V |
| Digital power supply | VCI | 2.4 | 2.8 | 3.5 | V |
| I/O voltage power supply | VDDIO | 1.6 | 1.8 | VCI | V |
| Operating Current for VCC | ICC | - | 39 | 41 | mA |
| High Level Input | VIH | 0.8×VDDIO | - | VDDIO | V |
| Low Level Input | VIL | 0 | - | 0.2×VDDIO | V |
| High Level Output | VOH | 0.9×VDDIO | - | VDDIO | V |
| Low Level Output | VOL | 0 | - | 0.1×VDDIO | V |

4.3. INTERFACE TIMING CHART

4.3.1. 8080-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 2.4 \text{ to } 2.6 \text{V}, V_{DDIO} = 1.6 \text{V}, T_A = 25^{\circ}\text{C})$

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|--------------------------------------|-----|------|------------|--------|
| t _{evele} | Clock Cycle Time | 300 | | 14 - C | ns |
| t _{AS} | Address Setup Time | 0 | - 14 | 14 | ns |
| t _{AH} | Address Hold Time | 0 | - | - | ns |
| t _{DSW} | Write Data Setup Time | 40 | - | - | ns |
| t _{DHW} | Write Data Hold Time | 7 | - | - | ns |
| t _{DHR} | Read Data Hold Time | 20 | - | | ns |
| t _{OH} | Output Disable Time | | - 12 | 70 | ns |
| tACC | Access Time | | - | 140 | ns |
| PW _{CSL} | Chip Select Low Pulse Width (read) | 120 | - | - | ns |
| | Chip Select Low Pulse Width (write) | 60 | | | |
| PWCSH | Chip Select High Pulse Width (read) | 60 | - | <u>_</u> - | ns |
| | Chip Select High Pulse Width (write) | 60 | | | 0.3026 |
| t _R | Rise Time | - | - | 15 | ns |
| t _F | Fall Time | - | - | 15 | ns |



4.3.2. POWER ON / OFF SEQUENCE

Power ON sequence:

1. Power ON VCI, VDDIO.

2. After VCI, VDDIO become stable, set RES# pin LOW (logic low) for at least 100us (t1) and then HIGH(logic high).

3. After set RES# pin LOW (logic low), wait for at least 100us (t2). Then Power ON VCC.

4. After VCC become stable, send command AFh for display ON. SEG/COM will be ON after 200ms(tAF).



The Power ON sequence.

Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF VCC.
- 3. Wait for tOFF. Power OFF VCI,, VDDIO. (Where Minimum tOFF=80ms, Typical tOFF=100ms)

The Power OFF sequence



Note:

(1) Since an ESD protection circuit is connected between VCI, VDDIO and VCC, VCC becomes lower than VCI whenever VCI,VDDIO is ON and VCC is OFF as shown in the dotted line of VCC in above figures.

(2) VCC should be disabled when it is OFF.

5. Outgoing Quality Control Specifications

5.1. Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

| Temperature: | $23\pm5^{\circ}C$ |
|---|-------------------|
| Humidity: | $55\pm15\%$ RH |
| Fluorescent Lamp: | 30W |
| Distance between the Panel & Lamp: | ≥ 50cm |
| Distance between the Panel & Eyes of the Inspector | :≥ 30cm |
| Finger glove (or finger cover) must be worn by the in | spector. |
| Inspection table or jig must be anti-electrostatic. | |

5.2. Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

5.3. Criteria & Acceptable Quality Level

| Partition | AQL | Definition |
|-----------|------|---|
| Major | 0.65 | Defects in Pattern Check (Display On) |
| Minor | 1.0 | Defects in Cosmetic Check (Display Off) |

| Check Item | Classification | Criteria |
|------------------------|----------------|--|
| Panel General Chipping | Minor | X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge) |

5.3.1. Cosmetic Check (Display Off) in Non-Active Area

| Panel Crack | Minor | Any crack is not allowable. |
|--|------------|---------------------------------------|
| Copper Exposed (Even Pin or Film) | Minor | Not Allowable by Naked Eye Inspection |
| Film or Trace Damage | Minor | · · · · · · · · · · · · · · · · · · · |
| Terminal Lead Prober Mark | Acceptable | |
| Glue or Contamination on Pin (Couldn't Be Removed by Alcohol) | Minor | |
| Ink Marking on Back Side of panel (Exclude on Film) | Acceptable | Ignore for Any |

| 5.3.2. | Cosmetic Check | (Display Off) in | Active Area |
|--------|---|------------------|-------------|
| | • | () | |

| Check Item | Classification | Criteria | |
|--|----------------|---|--|
| Any Dirt & Scratch on Polarizer's Protective Film | Acceptable | Ignore for not Affect the Polarizer | |
| Scratches, Fiber, Line-Shape Defect (On Polarizer) | Minor | $W \le 0.1$ Ignore $W > 0.1$ $L \le 2$ $L \le 2$ $n \le 1$ $L > 2$ $n = 0$ | |
| Dirt, Black Spot, Foreign Material, (On Polarizer) | Minor | $\Phi \le 0.1$ Ignore $0.1 < \Phi \le 0.25$ $n \le 1$ $0.25 < \Phi$ $n = 0$ | |
| Dent, Bubbles, White spot (Any Transparent Spot on Polarizer) | Minor | $\Phi \le 0.5$ \Rightarrow Ignore if no Influence on Display $0.5 < \Phi$ n = 0 | |
| Fingerprint, Flow Mark (On Polarizer) | Minor | Not Allowable | |

It is recommended to execute in clear room environment (class 10k) if actual in necessary.

Note 1: Protective film should not be tear off when cosmetic check.

Note 2: Definition of W & L & Φ (Unit: mm): Φ = (a + b) / 2



| Check Item | Classification | Criteria |
|---------------|----------------|----------|
| No Display | Major | |
| Missing Line | Major | |
| Pixel Short | Major | |
| Darker Pixel | Major | |
| Wrong Display | Major | |
| Un-uniform | Major | |

|--|

6. Reliability Specification

6.1. Contents of Reliability Tests

| No | ltem | Condition | Quantity |
|----|-----------------------------|--|----------|
| 1 | High Temperature Operating | 70℃, 96Hrs | 2 |
| 2 | Low Temperature Operating | -40℃, 96Hrs | 2 |
| 3 | High Humidity | 65℃, 90%RH, 96Hrs | 2 |
| 4 | High Temperature Storage | 85℃, 96Hrs | 2 |
| 5 | Low Temperature Storage | -40℃, 96Hrs | 2 |
| 5 | Thermal Cycling Test | -40℃, 30min ~ 85℃, 30min, 20 cycles. | 2 |
| 6 | Electrical Static Discharge | Air: \pm 8KV, 10 times (Non-operation) | 2 |

Note1. The samples used for the above tests do not include polarizer. Note2. No moisture condensation is observed during tests.

6.2. Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23 ± 5 °C; 55 ± 15 % RH.

7. Precautions When Using These OLED Display Modules

7.1. Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OLED display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OLED display module is soft and easily scratched. Please be careful when handling the OLED display module.
- 5) When the surface of the polarizer of the OLED display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- * Water
- * Ketone
- * Aromatic Solvents
- 6) Hold OLED display module very carefully when placing OLED display module into the system housing. Do not apply excessive stress or pressure to OLED display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the driver IC and the surrounding molded sections.
- 8) Do not disassemble nor modify the OLED display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OLED display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OLED display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OLED display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the

protection film before assembling it. At this time, if the OLED display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).

12) If electric current is applied when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

7.2. Storage Precautions

 When storing OLED display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0 ° C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Newvision technology Co.,Ltd.)
 At that time, be careful not to let water drops adhere to the packages or bags nor let dewing.

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

2) If electric current is applied when water drops are adhering to the surface of the OLED display module, when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

7.3. Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OLED display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the V_{IL} and V_{IH} specifications and, at the same time, to make the signal line cable as short as possible.
- We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (V_{DD}). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OLED display module, fasten the external plastic housing section.
- 7) If power supply to the OLED display module is forcibly shut down by such errors as taking out the main battery while the OLED display panel is in operation, we cannot guarantee the quality of this OLED display module.
- The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1316

*Connection (contact) to any other potential than the above may lead to rupture of the IC.

7.4. Precautions when disposing of the OLED display modules

Request the qualified companies to handle industrial wastes when disposing of the OLED display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

7.5. Other Precautions

- When an OLED display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
 Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- To protect OLED display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OLED display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the FPC
- 3) With this OLED display module, the OLED driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OLED driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OLED driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OLED driver may be shielded from light during the inspection processes.
- 4) Although this OLED display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

7.6. Warranty

The warranty period shall last twelve months from the date of delivery. Buyer shall be completed to assemble all the processes within the effective twelve months. We shall be liable for replacing any products which contain defective material or process which do not conform to the product specification, applicable drawings and specifications during the warranty period. All products must be preserved, handled and appearance to permit efficient handling during warranty period. The warranty coverage would be exclusive while the returned goods are out of the terms above.

8. Outline Drawing

